

CLAIMS

1 1. The method for manufacturing and testing semiconductor components comprising
2 the steps of:

3

4 providing a plurality of semiconductor devices;

5

6 providing a device carrier, said carrier having interconnect wiring therein
7 sufficient for both testing and end use operation of said semiconductor devices;

8

9 attaching said semiconductor devices to said carrier;

10

11 testing said devices via said wiring; and

12

13 dividing said carrier into a plurality of components wherein each said component
14 contains at least one said semiconductor device.

1 2. The method according to claim 1, further comprising the step of installing one
2 said component on a next level of assembly without separating said device from
3 said carrier.

1 3. The method according to claim 1, further comprising the step of installing one
2 said component in an information handling system without separating said device
3 from said carrier.

1 4. The method according to claim 1, wherein said carrier comprises a printed circuit
2 board or a flex.

1 5. The method according to claim 1, wherein each of said semiconductor devices
2 comprises a plurality of leads and wherein said carrier comprises contacts for
3 external connection, the method further comprising the step of providing a lead
4 reduction mechanism on said carrier, said lead reduction mechanism connected to
5 said carrier contacts.

1 6. The method according to claim 5, wherein said lead reduction mechanism
2 comprises a built-in self-test engine.

1 7. The method according to claim 6, wherein each semiconductor device comprises
2 one said built-in self-test engine.

1 8. The method according to claim 7, wherein said built-in self-test engine includes
2 less than ten external contacts for controlling said test engine, and wherein said
3 semiconductor devices are connected in parallel to said external contacts for test
4 or burn-in.

1 9. The method according to claim 7, wherein said semiconductor devices are
2 organized in a plurality of groups on said carrier wherein BIST pads on said
3 devices in each group are connected in parallel to separate external contacts.

1 10. The method according to claim 9, further comprising the step of burning-in or
2 testing groups of devices in parallel with a separate BIST reader for each group.

- 1 11. The method according to claim 6, further comprising the step of testing or burning
2 in said semiconductor devices using said built-in test engine.
- 1 12. The method according to claim 11, further comprising the step of separating said
2 built-in self test engine from said carrier.
- 1 13. The method according to claim 1, wherein said testing step comprises running
2 said semiconductor devices simultaneously and independently of each other.
- 1 14. The method according to claim 1, wherein said lead reduction mechanism
2 comprises connecting like leads of said plurality of semiconductor devices in
3 common.
- 1 15. The method according to claim 1, wherein the method comprises dividing said
2 carrier into separate multi-chip final assemblies.
- 1 16. The method according to claim 15, wherein said multi-chip assemblies comprises
2 single-in-line multi-chip modules or dual-in-line multi-chip modules.
- 1 17. The method according to claim 1, further comprising the step of mounting said
2 semiconductor component on a second carrier.
- 1 18. The method according to claim 17, wherein said carrier comprises a flex, and
2 wherein said second carrier comprises a printed circuit board, a second flex, a
3 ceramic substrate, or a semiconductor substrate.

- 1 19. The method according to claim 18, wherein said flex comprises leads, said
- 2 method further comprising separating adjacent leads from each other to facilitate
- 3 connection to said second carrier.

- 1 20. The method according to claim 18, wherein a plurality of said components are
- 2 connected to said second carrier to form an interconnected stack.

- 1 21. The method according to claim 1, wherein said carrier comprises connectors for
- 2 connecting semiconductor devices on two sides of said carrier.

- 1 22. The method according to claim 1, further comprising the step of encapsulating
- 2 said semiconductor devices and said carrier in an encapsulant.

- 1 23. The method according to claim 1, further comprising the step of identifying
- 2 defective semiconductor devices.

- 1 24. The method according to claim 23, further comprising the step of invoking
- 2 redundancy to repair said defective devices.

- 1 25. The method according to claim 23, further comprising the step of removing and
- 2 replacing said defective semiconductor devices with replacement semiconductor
- 3 devices.

- 1 26. The method according to claim 25, further comprising the step of repeating said

2 testing, identifying, and removing and replacing until no defective semiconductor
3 devices are identified.

- 1 27. The method according to claim 25, wherein said replacement semiconductor
- 2 devices have passed testing and burning-in on another carrier so no further
- 3 burning-in is required.

- 1 28. The method according to claim 1, wherein said semiconductor devices are
- 2 memory chips, the method further comprising testing said memory chips at speed.

- 1 29. The method according to claim 1, wherein said testing comprises testing
- 2 functionality, testing for sensitivities, or testing fuses.

1 30. A semiconductor structure comprising:

2
3 a device carrier, said carrier having interconnect wiring therein sufficient for both
4 testing and end use operation of said semiconductor devices;

5
6 a plurality of semiconductor devices mounted to said carrier; and

7
8 wherein said devices on said carrier may be tested and burned-in and wherein said
9 carrier may be divided into a plurality of components, and wherein said
10 components may be installed in an information handling system without
11 separating said devices from said carrier.

1 31. The semiconductor structure of claim 30 wherein said carrier comprises contacts
2 for external connection, said structure further comprising a lead reduction
3 mechanism on said carrier, said lead reduction mechanism connected to said
4 contacts of said carrier.

1 32. A semiconductor structure comprising:

2

3 a stack of flex device carriers, at least one semiconductor device mounted to each
4 said flex carrier; and

5

6 an interconnect substrate, wherein said flex device carriers are electrically
7 connected to said interconnect substrate.

Digitized by srujanika@gmail.com